

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

FIG. 5




FIG. 11




FIG. 12




FIG. 13

OPERATION	V _G SELECT	V _G UNSEL	V _S	V _D	V _P	V _{NW}	V _T
READ	2.5V TO 3V	-1.5V	0V	1V TO 1.5V	0V	0V	
PAGE PROGRAM	10V TO 10.5V	-1.5V	0V	4.5V	0V	0V	5.5V
PAGE ERASE	-11V TO -12V	2.5V TO 3V	FOR 6V	6V	6V	6V	2V

FIG. 14




FIG. 15




FIG. 16

Title: METHOD AND APPARATUS FOR MULTIPLE BYTE
OR PAGE MODE PROGRAMMING AND READING AND
FOR ERASING OF A FLASH MEMORY ARRAY

Inventor(s): Kyung Joon Han et al.

Docket No.: 11188.00




FIG. 17




FIG. 18